WHAT IS CLAIMED IS:

1	1. A method	of encoding a sequence of information bits in a communication		
2	system comprising:	system comprising:		
3	dividing said sequ	dividing said sequence of information bits into encoding bits and parallel bits;		
4	encoding said enc	encoding said encoding bits to produce encoded bits;		
5	mapping said end	mapping said encoded bits and said parallel bits into first and second pulse		
6	amplitude modulation (PAM) si	amplitude modulation (PAM) signals; and		
7	generating a quat	generating a quaternary amplitude modulation (QAM) signal from said first and		
8	said second PAM signals.			
1	2. The meth	od of claim 1, further comprising:		
2.522	transmitting said QAM signal from said communication system associated with			
3.0	said method of encoding.	said method of encoding.		
1	3. The meth	od of claim 2, wherein said communication system is an		
2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	asymmetric digital subscriber line (ADSL) communication system.			
[U] 1	4. The meth	od of claim 1, further comprising:		
2	identifying whet	her a number of said information bits is odd or even.		
14	5. The meth	od of claim 4, further comprising:		
2	selecting a mode	of operation based on an odd or even status of said number of		
3	said information bits.			
1	6. The meth	nod of claim 5, wherein said mode of operation determines a		
2	number of said encoding bits, a puncture pattern used in said encoding, a coding rate used in said			
3	encoding, and a number of said encoded bits and said parallel bits used in said mapping.			
1	7. The meth	nod of claim 5, wherein said selecting is made between a first		
2	mode of operation and a second	I mode of operation.		
1	8. The meth	nod of claim 4, wherein if a number of said information bits is		
2	even, a number of said encoding bits is two.			

1	9) <u>.</u>	The method of claim 4, wherein if a number of said information bits is		
2	even, a number of said coding bits is greater than two.				
1	1	0.	The method of claim 4, wherein if a number of said information bits is		
2	odd, a number of said encoding bits is three.				
1	1	1.	The method of claim 4, wherein if a number of said information bits is		
2	odd, a number of said coding bits is greater than three.				
1	1	12.	The method of claim 1, wherein said encoded bits consist of systematic		
2	bits and parity b	oits.			
1	1	13.	The method of claim 12, wherein if a number of said information bits is		
2	even, a number of said systematic bits is two and a number of said parity bits is two.				
	1	14.	The method of claim 12, wherein if a number of said information bits is		
2 5	odd, a number of said systematic bits is three and a number of said parity bits is one.				
1		15.	The method of claim 1, wherein said encoding is performed by a turbo		
12					

The method of claim 1, wherein said encoding is performed by multiple

The method of claim 1, wherein said encoding is performed by a serial

The method of claim 1, wherein said encoding is performed by a turbo

The method of claim 1, wherein said encoding is performed by an low

The method of claim 1, wherein said mapping includes:

37

encoder.

1

2

1 2

1

2

1

turbo encoders.

16.

17.

18.

19.

20.

density parity check (LDPC) encoder.

concatenated turbo encoder.

product code encoder.

2		formin	g a first vector and a second vector from said encoded bits and said parallel	
3	bits.			
1		21.	The method of claim 20, wherein said mapping further includes:	
2		mappii	ng said first vector to said first PAM signal and mapping said second vector	
3	to said second PAM signal.			
1		22.	The method of claim 20, wherein each of said first and said second vectors	
2	is formed from alternate ones of said encoded bits and said parallel bits.			
1		23.	The method of claim 22, wherein said alternate ones of said encoded bits	
2	form least significant bits and said alternate ones of said parallel bits form most significant bits			
3	of each of said first and said second vectors.			
1 <u>0</u> 1 <u>0</u> 2 <u>4</u>	mapping.	24.	The method of claim 1, wherein said mapping is a concatenated Gray	
2-1 1-1		25.	The method of claim 24, wherein said concatenated Gray mapping is a	
20	serial concatenation of an inner Gray mapping and an outer Gray mapping.			
 1		26.	The method of claim 26, wherein said inner Gray mapping is applied to	
26. The method of claim 26, wherein said inner Gray mapping is a said encoded bits and said outer Gray mapping is applied to said parallel bits.		I said outer Gray mapping is applied to said parallel bits.		
[] -		27.	An apparatus for encoding a sequence of bits in an asymmetric digital	
2	subscriber line (ADSL) system, comprising:			
3		a plur	ality of signal lines configured to divide said sequence of information bits	
4	into encoding bits and parallel bits;			
5		at leas	st one turbo encoder configured to encode said encoding bits to produce	
6	ancoded hits	and		

28. The apparatus of claim 27, further comprising:

generate a QAM signal from said first and said second PAM signals.

7

8

9

1

bits and said parallel bits into first and second pulse amplitude modulation (PAM) signals and to

a quaternary amplitude modulation (QAM) unit configured to map said encoded

. . . .

2		a control unit configured to identify whether a number of said information bits is
3	odd or even.	

The apparatus of claim 28, wherein said control unit is further configured to generate a mode control signal based on an odd or even status of said number of information bits.

1

2

3

4

1

1

2

- 30. The apparatus of claim 29, wherein said mode control signal is provided to said at least one turbo encoder and said QAM unit to determine a number of said encoding bits, a puncture pattern used in said encoding, a coding rate used in said encoding, and a number of said encoded bits and said parallel bits used in said mapping.
 - 31. The apparatus of claim 28, wherein if a number of said information bits is even, a number of said encoding bits is two.
 - 32. The apparatus of claim 28, wherein if a number of said information bits is even, a number of said coding bits is greater than two.
 - 33. The apparatus of claim 28, wherein if a number of said information bits is odd, a number of said encoding bits is three.
 - 34. The apparatus of claim 28, wherein if a number of said information bits is odd, a number of said coding bits is greater than three.
- 1 35. The apparatus of claim 27, wherein said encoded bits consist of systematic 2 bits and parity bits.
- 1 36. The apparatus of claim 35, wherein if a number of said information bits is even, a number of said systematic bits is two and a number of said parity bits is two.
 - 37. The apparatus of claim 35, wherein if a number of said information bits is odd, a number of said systematic bits is three and a number of said parity bits is one.
- 1 38. The apparatus of claim 27, wherein said at least one turbo encoder 2 comprises multiple turbo encoders.

1 39. The apparatus of claim 27, wherein said at least one turbo encoder comprises at least one serial concatenated turbo encoder.

40. The apparatus of claim 27, wherein said at least one turbo encoder

40. The apparatus of claim 27, wherein said at least one turbo encoder comprises at least one turbo product code encoder.

2

1

1

2

3

- 1 41. The apparatus of claim 27, wherein said at least one turbo encoder comprises a low density parity check (LDPC) encoder.
- 1 42. The apparatus of claim 27, wherein said QAM unit is further configured to form a first vector and a second vector from said encoded bits and said parallel bits.
 - 43. The apparatus of claim 42, wherein said QAM unit is further configured to map said first vector to said first PAM signal and mapping said second vector to said second PAM signal.
 - 44. The apparatus of claim 42, wherein said QAM unit is further configured to form each of said first and said second vectors from alternate ones of said encoded bits and said parallel bits.
 - 45. The apparatus of claim 44, wherein said QAM unit is further configured to use said alternate ones of said encoded bits to form least significant bits and said alternate ones of said parallel bits to form most significant bits of each of said first and said second vectors.
- 1 46. The apparatus of claim 27, wherein said QAM unit is further configured to use a concatenated Gray mapping to map said encoded bits and said parallel bits.
 - 47. The apparatus of claim 46, wherein said QAM unit is further configured to implement said concatenated Gray mapping as a serial concatenation of an inner Gray mapping and an outer Gray mapping.
- 1 48. The apparatus of claim 47, wherein said QAM unit is further configured to apply said inner Gray mapping to said encoded bits and said outer Gray mapping to said parallel bits.